PalanerFree on the App Store
Get
PalanerFinds what's on in Cambridge
Sign in

Talk

Synthesizing Correct Hardware Without Hallucination

Hosted by Wednesday Seminars – Department of Computer Science and Technology

Wednesday 18 November 2026, 15:05

Venue time (London)

Lecture Theatre 1, Computer Laboratory, William Gates Building

Wednesday 18 November 2026, 15:05Venue time (London)
Lecture Theatre 1, Computer Laboratory, William Gates Building
Price on the ticket pageTickets sold by talks.cam.ac.uk
Bookvia talks.cam.ac.uk
Add to calendar

Downloads an .ics file · Times are in Europe/London · Google Calendar

Hey, how's it going? Synthesizing Correct Hardware Without Hallucination looks like it should be pretty interesting. Want me to help you organise around it?

Event details

Tickets sold by talks.cam.ac.uk

Price on the ticket page

Add to calendar · Downloads an .ics file · Times are in Europe/London · Google Calendar

Speaker: Dr Satnam Singh - Harmonic. Visiting academic at the Department of Computer Science and Technology, University of Cambridge
Series: Wednesday Seminars – Department of Computer Science and Technology

Hardware can be formally verified by writing theorems about its desired correct behaviour and then proving these theorems correct against a formal mathematical representation of the circuit. Until now this has been a challenging task requiring rare deep expertise both in using interactive theorem provers and in hardware design and verification. AI theorem provers now automate the process of finding a proof for a theorem. This presentation illustrates how an AI theorem prover based on the Lean 4 interface proof assistant can help prove formal properties of digital hardware. This significantly reduces the effort and cost of formally verifying circuit properties that might be beyond the capacity of existing tools, while also providing an effective alternative to other verification techniques due to better scaling properties.

Once we can formally verify a circuit's correctness against formal properties, we can use this capability as guardrails to help AI algorithms synthesize hardware using LLMs, keeping the synthesis process in check by formally verifying each iteration with the AI theorem prover. The end result is a circuit that is correct by construction, without any hallucination.

Bio :

Satnam Singh is a software engineer working at the intersection of programming languages, hardware design and formal methods. Satnam works at Harmonic to apply Lean-based formal verification to computer hardware. Previously he was a computer scientist and hardware engineer working for the AI chip company Groq in California that deploys LLMs (large language models) at scale with very low latency. There he worked on the design of hardware for the power management of machine learning inference chips, the formal verification of machine learning hardware, and the front-end components of a compiler for machine learning models. Satnam has also worked at Google (twice), Facebook and Microsoft. He started his career as an academic at the University of Glasgow.

Link to join virtually:

This talk is being recorded. Any questions asked will also be included in the recording. The recording will be made available on the Department’s webpage

Ask Palaner

Going to Synthesizing Correct Hardware Without? Ask me anything about it.

I read the organiser's pages and answer in a few seconds.

Answers are AI-generated · Privacy

Answers are AI-generated · Privacy